

Fig. 1




Fig 2





Fig. 3


Physical Memory  
Address Signals

Row Add

Col Add



Logical Memory  
Address Signals



From Self-test  
Controller

To Memory

Fig. 4

$LA[8:0]$  when implemented has 32 rows, 8cols,  
1 block select

